In order to improve the frame synchronization performance of the adaptive length frame transmission system, a frame synchronization scheme is proposed. The scheme considers the false loss probability relating to the bit error rate and the false alarm probability relating to the model of synchronous header are considered synthetically. Then the performance formulas of general frame synchronization are given and analyzed to obtain the relevant frame synchronization parameters. In the end, based on the frame synchronization parameters, the scheme performance of adaptive length frame synchronization is simulated. The simulations show the adaptive length frame transmission system can realize frame synchronization effectively.
INTRODUCTION
The reliability for backside data disposal and the whole performance of a communications system are insured by the technique of frame synchronization by checking the frame synchronization mark and picking up the frame data [1, 2] , [3] . The technique of frame synchronization has gained considerable attention in theory and application, such as the selecting standard for synchronization header model [4, 5] , the searching arithmetic for synchronous header [6, 7] , design of appointed frame synchronization system [8] [9] [10] , and so on.
The technique of adaptive length frame transmission can increase the throughput to a certain extent and add the difficulty of frame synchronization [11] [12] [13] . Aiming at the difficulty for identifying the adaptive length frames, a frame synchronization scheme for adaptive length frame transmission system is researched to realize the frame synchronization adequately and ensure the reliability of data transmitting and processing. In this scheme, the probability of false loss relating to the bit error rate and the probability of false alarm relating to the model of synchronization header are considered synthetically. Then the performance formulas of general frame synchronization are given and analyzed to obtain the relevant frame synchronization parameters. Finally, based on the frame synchronization parameters, the performance of this scheme is simulated. Simulations show this scheme can realize frame synchronization of the adaptive frame length system effectively and ensure the reliability of data transmission and processing.
RESEARCH ON FRAME SYNCHRONIZATION SCHEME
The serial data uses a frame to be a discriminating unit. At frame start is laid a Frame Synchronization Header (FSH) with the excellent relativity. The Frame Length Marker (FLM) is placed between the FSH and the frame. The length of FSH, FLM and frame are N, N fm and N f bits respectively.
In the frame synchronization Searching States (SS), the frame synchronization system analyses the FSH bit by bit.
Once the FSH is analyzed, the frame synchronization system enters the frame synchronization Checking States (CS). In the CS, system reads the frame length information in the FLM and checks the next FSH. If checking another FSH before the next frame, the previous FSH will be discarded. Secondly, system checks the FSH until the next frame start. If the FSH is not checked in this course, the previous FSH will be considered as a false FSH or some error bits are in the FLM, then system returns the SS. Otherwise, in the CS, if checking a−1 FSHs continuously, system enters the frame synchronization Locking States (LS) and begins to deal with frame data.
After entering the LS, the frame synchronization system needs to still check the FSH. If the false FSH is not checked in the frame synchronization locking and holding process, the system will enter the frame synchronization Holding States (HS)
In HS, system reads the FLM and checks the FSH of the next frame. If there are error bits in the FLM, the system will pick up the frame length information N f based on the seriate of two FSHs. Losing the continuous b-1 FSHs or once checking the false FSH, system will stop taking count of holding frame synchronization and enter the SS. Otherwise, system returns to the LS.
So the frame synchronization holding process can be partitioned, the frame synchronization holding process I(HS-I) arose by bit error in the FLM and the FSH and the frame synchronization holding process II(HS-II) arose only by bit error in the FSH. During the HS-I, FSH is real loss. So the time of HS-I and the frame synchronization analyzing and checking process are defined to be the frame synchronization loss time. During the HS-II, the FSH is unreal loss. So the time of HS-II is defined as the frame synchronization duration time.
PERFORMANCE ANALYSIS OF FRAME SYNCHRONIZATION SCHEME
The probability of checking a false FSH, and the probabilities of including error bits in the FLM or FSH are defined as
Where, M bits is the bounds of admitting bit error in the FSH, and ber is the bit error rate in channel.
The best frame synchronization code type is shown as Table 1 .
When N f =8192 bits, the P ff is shown as (Fig. 1) .
As shown as ( Fig. 1) , P ff has relation to M and N but has no relation with ber. If M or N is larger then P ff is smaller. When N=32 bits (namely, the frame synchronization code type is EB90) and M<3 bits, P ff →10 -7 .
When N =32 bits and N f =8192 bits, the P fm and P h are shown as (Fig. 2) and (Fig. 3) .
( Fig. 2) shows that P fm has relation to ber and N fm but not with M. If ber or N fm is larger then P fm is bigger. N fm =k bits can denote 2 k frame length.
( Fig. 3) shows that P h has relation to ber and M. If ber is larger or M is smaller then P h is bigger. Let M=2 bits, when ber<10 -2 , P h ≈0.
The probability of researching the true FSH in a frame is
Let P=(1 P h )(1 P fm ), then the states of system entering LS transfer is shown as Fig. (4) .
The Z switch is shown as follows separately. 
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Then the unitary time of the system entering LS can be given as Fig. (4) . States transfering of LS.
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The states of system entering the HS-I is shown as Fig. (5) .
So, we can get the Z switch for system entering the HS-I state as (10). 
The states of system entering the HS-II are shown as Fig. (6) .
Then, we can get the Z switch for system entering the HS-II state as follows.
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So when i =2,…,b-1, HS ! II i (Z ) is shown as follows.
The unitary time of entering HS-I is
The time of frame synchronization loss arose by bit error in the FLM and FSH is
So the time of synchronization loss is
The time of synchronization duration is
PERFORMANCE SIMULATION OF FRAME SYNCHRONIZATION SCHEME
Letting M=2, N=8000 and N fm =1 bits, the numerical simulation of frame synchronization performances for adaptive frame length system are shown as (Fig. 7) and (Fig. 8) . Fig. (5). States transferring of HS-I. ... . (6) . States transferring of HS-II. Fig. (7) . The curve of T L .
cause, during searching FSH bit by bit and checking FSH frame by frame, the increase of ber and a leads FSH and FLH to be leaked frequently. So T L is prolonged. When the channel condition is good (namely ber is smaller), T L is only related to a (T L =a). Therefore, for decreasing T EL , the smaller a should be taken. So making a=2 can ensure the reliability of LS.
Fig. (8) shows that T H is large at lower ber, but is small at higher ber. Obviously, when channel condition is good, P fm and P h are low and P h << P fm . System will keep in HS-II. And b is larger, the time in HS-II is longer. Then T H is larger. When channel condition is bad, FSH will be lost frequently and T H is small. To improve T H , the larger value of b should be taken. But, the length of frame is not fixed in frame length adaptive system. Once losing FSH for FLH error, system will lose all data contained in the frame. Therefore, to increase data reliability, b should not be too large. So making b=2 can enhance T H .
Under different parameters, the simulation results about the probability of frame synchronization error lock are shown as Table 2 .
Under different parameters, the simulation results about the probabilities of frame synchronization unlock after error lock are shown as Table 3 .
According to the results of Table 2 and Table 3 , the values of frame synchronization parameter can be advice as Table 4 .
When a=b=2, the simulation results of throughput in the adaptive frame length scheme and the fixed frame length scheme are shown as (Fig. 9) .
As a whole, the throughput of adaptive scheme is superior to the fixed scheme obviously.
CONCLUSION
The time of frame synchronization loss T L and the time of frame synchronization duration T H are important performance parameters to frame synchronization scheme. The good frame synchronization scheme must make T L short but T H long. From the performance formulas of this scheme, the relevant frame synchronization parameters can be obtained. Based on those, the frame synchronization performances of adaptive frame length system are simulated. Simulations show when a=b=2 this scheme can realize adaptive length 
